Implementation of Real-time Simple Edge Detection on FPGA

Mohd Shukor, Mohd Nasir and Lo, H. H. and Sebastian , Patrick (2005) Implementation of Real-time Simple Edge Detection on FPGA. In: ICIS conference, 1-3 December 2005, Sunway Lagoon Resort Hotel.

[thumbnail of stamp.jsp?tp=&arnumber=4658616&tag=1] PDF
stamp.jsp?tp=&arnumber=4658616&tag=1 - Published Version
Restricted to Registered users only

Download (302B)


The objective of this paper was to develop a real time
hardware image processing system which is based on Field
Programmable Gate Array (FPGA). The chosen image
processing algorithms implemented was edge detection. This
work utilizes Altera DE2 development board powered by
Cyclone II FGPA pair with 1.3 Mega pixel CMOS camera
from Terasic Technologies. Verilog HDL was used as the
hardware programming language for a real-time edge
detection system. The resulting edge detection images
showed that a simple edge detection algorithm was
implemented on Cyclone II FPGA for real-time image

Item Type: Conference or Workshop Item (Paper)
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Departments / MOR / COE: Departments > Electrical & Electronic Engineering
Depositing User: Mr Hai Hiung Lo
Date Deposited: 23 Mar 2011 05:00
Last Modified: 19 Jan 2017 08:27

Actions (login required)

View Item
View Item