Delay Fault Modelling/Simulation using VHDL-AMS in Multi Vdd Systems

Zain Ali, Noohul Basheer and Mark, Zwolinski and Ahmadi, Arash (2008) Delay Fault Modelling/Simulation using VHDL-AMS in Multi Vdd Systems. In: PROC. 26th INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL 2008), 11-14 May, 2008, Nis, Serbia.

[thumbnail of Delay_Fault_ModellingSimulationusingVHDL-AMSinMulti-VddSystems.pdf] PDF
Delay_Fault_ModellingSimulationusingVHDL-AMSinMulti-VddSystems.pdf - Published Version
Restricted to Registered users only

Download (271kB)
Official URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arn...

Abstract

With the growing density of Very Large Scale Integrated(VLSI circuits, traditional digital fault simulation is no longer a viable option. This is because of analogue-like behaviour in digital circuits. The need for fast fault simulation is one of the main requirements in test pattern generation. The trade off between accurate simulations at transistor level, as in SPICE and fast simulationat gate level using a Hardware Descriptive Language(HDL)can be achieved by using behavioural modelling languages such as VHDL-AMS. In this paper, we have demonstrated that behavioural fault simulation for resistive faults can produce fast and accurate results.

Item Type: Conference or Workshop Item (Lecture)
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Departments / MOR / COE: Departments > Electrical & Electronic Engineering
Depositing User: Dr Noohul Basheer Zain Ali
Date Deposited: 23 Mar 2011 05:42
Last Modified: 19 Jan 2017 08:26
URI: http://scholars.utp.edu.my/id/eprint/4806

Actions (login required)

View Item
View Item